--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 77.851 ns
From           : DMA_WRITE
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst61|lpm_ff:lpm_ff_component|dffs[7]
From Clock     : --
To Clock       : CLOCK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 924.283 ns
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]
To             : DATA_REG_GLOB_OUT[7]
From Clock     : CLOCK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 85.969 ns
From           : DMA_WRITE
To             : DATA_REG_GLOB_OUT[7]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 845.369 ns
From           : CLOCK
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]
From Clock     : --
To Clock       : CLOCK
Failed Paths   : 0

Type           : Clock Setup: 'CLOCK'
Slack          : N/A
Required Time  : None
Actual Time    : 0.56 MHz ( period = 1792.438 ns )
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]
To             : CACHE_BLOCK:inst5|CACHE_CONTROL:inst1|IN_CACHE[5]
From Clock     : CLOCK
To Clock       : CLOCK
Failed Paths   : 0

Type           : Clock Setup: 'DMA_WRITE'
Slack          : N/A
Required Time  : None
Actual Time    : 1.15 MHz ( period = 871.706 ns )
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]
From Clock     : DMA_WRITE
To Clock       : DMA_WRITE
Failed Paths   : 0

Type           : Clock Setup: 'DMA_CLOCK'
Slack          : N/A
Required Time  : None
Actual Time    : 1.15 MHz ( period = 869.538 ns )
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[6]
From Clock     : DMA_CLOCK
To Clock       : DMA_CLOCK
Failed Paths   : 0

Type           : Clock Setup: 'DMA_DATA_BIDIR[7]'
Slack          : N/A
Required Time  : None
Actual Time    : 1.17 MHz ( period = 854.739 ns )
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst71|lpm_ff:lpm_ff_component|dffs[6]
From Clock     : DMA_DATA_BIDIR[7]
To Clock       : DMA_DATA_BIDIR[7]
Failed Paths   : 0

Type           : Clock Setup: 'DMA_DATA_BIDIR[1]'
Slack          : N/A
Required Time  : None
Actual Time    : 1.17 MHz ( period = 852.979 ns )
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[6]
From Clock     : DMA_DATA_BIDIR[1]
To Clock       : DMA_DATA_BIDIR[1]
Failed Paths   : 0

Type           : Clock Setup: 'DMA_DATA_BIDIR[4]'
Slack          : N/A
Required Time  : None
Actual Time    : 1.19 MHz ( period = 841.611 ns )
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]
From Clock     : DMA_DATA_BIDIR[4]
To Clock       : DMA_DATA_BIDIR[4]
Failed Paths   : 0

Type           : Clock Setup: 'DMA_DATA_BIDIR[3]'
Slack          : N/A
Required Time  : None
Actual Time    : 1.20 MHz ( period = 836.183 ns )
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst64|lpm_ff:lpm_ff_component|dffs[4]
From Clock     : DMA_DATA_BIDIR[3]
To Clock       : DMA_DATA_BIDIR[3]
Failed Paths   : 0

Type           : Clock Setup: 'DMA_DATA_BIDIR[0]'
Slack          : N/A
Required Time  : None
Actual Time    : 1.20 MHz ( period = 830.232 ns )
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst58|lpm_ff:lpm_ff_component|dffs[4]
From Clock     : DMA_DATA_BIDIR[0]
To Clock       : DMA_DATA_BIDIR[0]
Failed Paths   : 0

Type           : Clock Setup: 'DMA_DATA_BIDIR[5]'
Slack          : N/A
Required Time  : None
Actual Time    : 1.21 MHz ( period = 824.740 ns )
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]
From Clock     : DMA_DATA_BIDIR[5]
To Clock       : DMA_DATA_BIDIR[5]
Failed Paths   : 0

Type           : Clock Setup: 'DMA_DATA_BIDIR[6]'
Slack          : N/A
Required Time  : None
Actual Time    : 1.21 MHz ( period = 823.630 ns )
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]
From Clock     : DMA_DATA_BIDIR[6]
To Clock       : DMA_DATA_BIDIR[6]
Failed Paths   : 0

Type           : Clock Setup: 'DMA_DATA_BIDIR[2]'
Slack          : N/A
Required Time  : None
Actual Time    : 1.21 MHz ( period = 823.630 ns )
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]
From Clock     : DMA_DATA_BIDIR[2]
To Clock       : DMA_DATA_BIDIR[2]
Failed Paths   : 0

Type           : Clock Hold: 'CLOCK'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : DECODE_BLOCK:inst8|lpm_dff2:inst28|lpm_ff:lpm_ff_component|dffs[5]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]
From Clock     : CLOCK
To Clock       : CLOCK
Failed Paths   : 10000

Type           : Clock Hold: 'DMA_CLOCK'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : RAM_ROM_BIDIR:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_e891:auto_generated|ram_block1a4~porta_address_reg0
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]
From Clock     : DMA_CLOCK
To Clock       : DMA_CLOCK
Failed Paths   : 10000

Type           : Clock Hold: 'DMA_WRITE'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]
From Clock     : DMA_WRITE
To Clock       : DMA_WRITE
Failed Paths   : 10000

Type           : Clock Hold: 'DMA_DATA_BIDIR[7]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst74|lpm_ff:lpm_ff_component|dffs[1]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]
From Clock     : DMA_DATA_BIDIR[7]
To Clock       : DMA_DATA_BIDIR[7]
Failed Paths   : 10000

Type           : Clock Hold: 'DMA_DATA_BIDIR[1]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[1]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]
From Clock     : DMA_DATA_BIDIR[1]
To Clock       : DMA_DATA_BIDIR[1]
Failed Paths   : 10000

Type           : Clock Hold: 'DMA_DATA_BIDIR[4]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]
From Clock     : DMA_DATA_BIDIR[4]
To Clock       : DMA_DATA_BIDIR[4]
Failed Paths   : 10000

Type           : Clock Hold: 'DMA_DATA_BIDIR[3]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst64|lpm_ff:lpm_ff_component|dffs[1]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]
From Clock     : DMA_DATA_BIDIR[3]
To Clock       : DMA_DATA_BIDIR[3]
Failed Paths   : 10000

Type           : Clock Hold: 'DMA_DATA_BIDIR[0]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst58|lpm_ff:lpm_ff_component|dffs[1]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]
From Clock     : DMA_DATA_BIDIR[0]
To Clock       : DMA_DATA_BIDIR[0]
Failed Paths   : 10000

Type           : Clock Hold: 'DMA_DATA_BIDIR[5]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]
From Clock     : DMA_DATA_BIDIR[5]
To Clock       : DMA_DATA_BIDIR[5]
Failed Paths   : 10000

Type           : Clock Hold: 'DMA_DATA_BIDIR[2]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]
From Clock     : DMA_DATA_BIDIR[2]
To Clock       : DMA_DATA_BIDIR[2]
Failed Paths   : 10000

Type           : Clock Hold: 'DMA_DATA_BIDIR[6]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : GLOBAL_REGISTERS:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0]
To             : GLOBAL_REGISTERS:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]
From Clock     : DMA_DATA_BIDIR[6]
To Clock       : DMA_DATA_BIDIR[6]
Failed Paths   : 10000

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 110000

--------------------------------------------------------------------------------------

